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Abstract 
 
Closed-loop control of RF MEMS capacitive switches was demonstrated by using 
an intelligent CMOS circuit. The control was based on fine-tuning the bias magnitude of 
the switches according to the difference between sensed and targeted capacitances. 
Innovative designs were used to allow the CMOS circuit to sense low capacitance of tens 
of femto-farats, and to handle high voltage up to ±40 V.  
Simulations were carried out to further study and optimize the CMOS circuit 
performance in terms of control sensitivity, speed, and high-voltage handling capability. 
A fast actuation/deactuation speed of 15 μs was achieved in simulation, with a 
capacitance sensing resolution of about 13 fF, which corresponds to a ±1% control 
accuracy of a switch with 550-fF down-state capacitance.  
The control circuit was implemented in 0.5-μm CMOS silicon-on-sapphire 
technology. The CMOS die occupied an area of 3×1.5 mm2, which was dominated by 
input/output and voltage regulation/protection circuits; the actual capacitance 
sense/control circuit was smaller than 0.1 mm2. The entire circuit consumed 0.7 mW of 
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power during active sense/control, which could be significantly reduced with less 
frequent sense/control and more advanced CMOS technology.  
For expeditious proof of such closed-loop control concept, hybrid integration 
approach was adopted, which significantly increased the parasitics and degraded the 
circuit sensitivity. Nevertheless, a control accuracy of ±2.5% was demonstrated on 
MEMS switches with 550-fF down-state capacitance. Under accelerated dielectric 
charging test, the circuit could intelligently adjust the bias voltage to compensate the 
switch dielectric charging effect and hold MEMS switch capacitance at the target value. 
Intelligence was also programmed to alternate the bias sign when its magnitude required 
to maintain the targeted capacitance drifted significantly due to dielectric charging. As a 
result, indefinitely operation of RF MEMS capacitive switch despite dielectric charging 
could be realized.  
Such intelligent control could also be used to compensate for process variation, 
material creep, ambient temperature change, and RF power loading, which would make 
MEMS capacitive switches not only more reliable, but also more robust. 
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Chapter 1. Introduction 
 
Radio-frequency (RF) micro-electro-mechanical systems (MEMS) are micro-scale 
devices using mechanical movement to achieve RF functionality. Specifically, RF MEMS 
capacitive switches take advantage of the dramatic increase of shunt capacitance (from 
tens to hundreds or thousands of femtofarads) to shunt RF signals to ground when the 
metallic membrane is pulled down to be in contact with the switch dielectric deposited on 
the central signal line of a coplanar waveguide (CPW).  
 
1.1 Principles of RF MEMS Capacitive Switches 
 
A typical RF MEMS capacitive switch is shown in Fig. 1-1 [1], where a thin 
aluminum alloy membrane is suspended over a silicon nitride (SiNx) dielectric layer 
deposited on top of the bottom/lower electrode, which is also the signal path. The switch 
has dimensions of 120 μm in width and 280 μm in length. In the membrane up state, or 
the through state, there is an air gap between the dielectric and membrane, shown in the 
upper figure of Fig. 1-1(b), resulting in a small shunt capacitance on the order of tens of 
 4 
 
femtofarads. As a result, most of the RF signal passes through the coplanar waveguide  
(CPW) signal line. When an electrostatic potential larger than 20 V is applied between the 
membrane and the bottom electrode, an attractive electrostatic force pulls the membrane 
down onto the bottom electrode, as shown in the lower figure of Fig. 1-1(b), causing a 
much bigger shunt capacitance as large as a few picofarads between the signal line 
 
Fig. 1-1. (a) Topview and (b) cross-sectional view of a capacitive coupling RF MEMS switch from 
Raytheon/Texas Instrument (TI) [1]. 
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(bottom electrode) and ground (membrane). This pF capacitance in the down state, or the 
blocking state, makes the RF signal pass to the ground through the small impedance 
in-between, and thus blocks the RF signal from passing through the signal line.  
A higher ratio of down-state capacitance Con and up-state capacitance Coff is always 
preferred. A smaller Coff leads to lower insertion loss in the through state of the switch, 
but requires a larger gap between the top membrane and bottom electrode, resulting in 
higher pull-down voltage. A larger Con is required to achieve higher isolation in blocking 
state, but requires more intimate contact between the membrane and dielectric film, 
which is done either by improving fabrication techniques or by applying higher voltage in 
the down state. However, due to the capacitive coupling nature, these switches are not 
suitable for low-frequency applications, because at low frequencies, jωCon is not big 
enough for isolation purpose. As a result, higher frequency will yield better isolation from 
capacitive coupling switches.  
Typical switching time of RF MEMS capacitive shunt switches is about 3.5-5 μs. 
Though slow compared to FET and p-i-n switches, it is good enough for many radar and 
communication applications. The actuation voltage for membrane pull-down is 15-50 V, 
depending on different designs. Insertion loss in the through state is about 0.15 and 0.28 
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dB at 10 and 35 GHz respectively. Isolation is about -15 and -35 dB at 10 and 35 GHz 
respectively [1].  
 
1.2 Solid-State Switches vs. RF MEMS Capacitive Switches  
 
As stated in Table 1-1, for RF signal over 2 GHz, field-effect transistors (FETs) suffer 
from great insertion loss (typically larger than 1 dB) in through state, and poor isolation 
(typically -20 to -25 dB) in blocking state. In contrast, RF MEMS capacitive switches 
have the advantages of low insertion loss (0.28 dB up to 35 GHz), high isolation (<-40 
dB over 35 GHz), near-zero power consumption, high-linearity, and potential for low cost. 
Table 1-1 
Device Characteristics Comparison of FET and RF MEMS Capacitive Switches 
Device Characteristics FET Switcha RF MEMS Capacitive Switch [1] 
Size (mm2) ~ 1 ~0.05 
Actuation Voltage (V) ~ 1V ~ 40 V 
Insertion Loss (dB) 1 at 2 GHz 
2 at 6 GHz 
0.15 at 10 GHz 
0.28 at 35 GHz 
Isolation (dB) -22 at 2 GHz 
-20 at 6 GHz 
-15 at 10 GHz 
-35 at 35 GHz 
Power Handling (dBm) 38 25 
Linearity (OIP3 dBm) 55 > 70 
Switching Time (ns) ~10  ~ 5000 
Lifetime (106 cycles) >100000 ~500 
aAverage GaAs MMIC FET switches are used for comparison 
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However, RF MEMS capacitive switches also have weakness in terms of switching speed 
(2-40 μs), reliability (0.1-10 billion cycle), power handling ability (<0.5 W), high-voltage 
drive (15-60 V), and hermetic packing requirement, which increases the overall cost for a 
packaged device [2], [3].  
 
1.3 Applications of RF MEMS Capacitive Switches  
 
RF MEMS capacitive switches are promising building blocks for many essential 
components in future communication and radar systems. They have been a research focus 
since 1990s to replace phase shifters based on monolithic microwave integrated circuits 
(MMICs) for phased array antennas, a critical component for military, automotive radars, 
and space communication systems [4-7]. More recently, RF reconfigurable front-end, 
based on RF MEMS capacitive switches and varactors, has aroused intense interest in 
mobile handset industry, as the present RF front-end in mobile handsets becomes very 
bulky, lossy, and costly in order to incorporate multi-band and multi-mode wireless 
standards, such as GSM, EDGE, CDMA, W-CDMA, LTE, and other popular standards 
like global positioning system (GPS), Bluetooth, and Wi-Fi. For a conventional 
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transceiver in mobile handsets, for each new band added, the entire front-end architecture, 
including filters, power amplifiers (PAs), duplexers, isolators, and antenna matching 
networks, has to be duplicated. Moreover, antenna mismatch to PA, due to any 
environmental changes, would cause extra power loss or even damage to mobile handsets. 
With RF MEMS capacitive switch based digital tuning capacitor arrays in volume 
production already for antenna tuning and impedance matching in top-of-the-line smart 
phones and tablet PCs [8], [9], we can foresee more tunable RF components based on 
similar capacitive tuning principles, such as tunable filters, tunable duplexers, tunable 
PAs, tunable antennas, to render the conventional RF front-end more compact, power 
efficient, and cost effective. 
Taking impedance matching for cellphone antennas as an example, because of the 
limited room for antenna in today’s cellphone and environmental detuning effects, 
antenna load impedance is usually far from the ideal 50 Ω, resulting in high VSWR and 
high mismatch losses. In order to match the complex antenna load impedance to 50 Ω, 
tunable low-pass π network based on RF MEMS capacitive switches has been used [10]. 
A typical design of such π network is shown in Fig. 1- 2(a), where inductor L = 6.8 nH, 
C1, C2, and C3 are digital tunable capacitors, each consisting of seventeen RF MEMS 
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capacitive switches with CON/COFF = 0.5/0.1 pF, and one switch with CON/COFF = 
0.25/0.05 pF in parallel. This design makes each digital tunable capacitor in Fig. 1- 2(a) 
cover a tuning range from 1.75 pF to 8.75 pF with 0.2 pF step. As no MEMS tunable 
 
(a) 
 
(b) 
 
Fig. 1- 2. (a) MEMS capacitive switch based tunable low-pass π network with fixed inductor L and tunable 
capacitors C1, C2, and C3. (b) Simulated ΔGT optimized for 900 MHz with C1=6.75 pF, C2=4.15 pF, and 
C3=8.75 pF, while degraded matching performance at 900 MHz was shown for C2 variation of ±10%. 
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inductor is practically available currently, in this π network with constant L, by tuning C3 
the resonance frequency of such parallel inductor-capacitor network can be tuned. 
Theoretically, with unbounded capacitor tuning range, a π network can provide perfect 
conjugate match of any impedance in the Smith chart at any frequency. However, for a 
matching network with finite capacitor tuning ranges, perfect conjugate match without 
loss only exists within a finite impedance domain in the Smith chart, outside of which, 
the matching network could still minimize the mismatch loss with limited tuning range.  
Fig. 1- 2(b) shows the improvement of transducer gain ΔGT, or reduction of mismatch 
losses, due to the use of such π network to match an antenna load impedance RL = 30+j90 
Ω to 50 Ω at 900 MHz. With C1=6.75 pF, C2=4.15 pF, and C3=8.75 pF, ΔGT = 7.85 dB at 
900 MHz. However, such ideal matching performance assumes accurate capacitance 
value at each tuning step as designed, which is still challenging currently due to 
reliability and robustness issues of RF MEMS capacitive switches. In real situation with 
process variation, dielectric charging, RF power loading, etc, the capacitance value could 
easily drift by 10 % from the designed value, causing not only fast detuning from the 
ideal matching condition, but also reduced tuning ranges, which together diminish the 
meaning of using such matching network. Fig. 1- 2(b) shows such fast detuning from the 
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ideal matching condition at 900 MHz due to ±10% variation of C2 only. As a result, ΔGT 
at 900 MHz dropped by about 3 dB. MEMS switches under reliability issues such as 
dielectric charging not only suffer from performance degradation, but will also eventually 
fail to operate due to stiction. 
 
1.4 RF MEMS Capacitive Switch Reliability and Robustness 
 
Fig. 1-3 shows a measured capacitance-voltage C(V) characteristic of a typical RF 
MEMS capacitive switch in both pristine and dielectric charged conditions. The 
hysteresis in the C(V) is due to the fact that once a pull-in voltage VP is applied to pull the 
switch top membrane down, a bias as small as release voltage VR is enough to hold the 
membrane in down state. The C(V) slope in down state is due to the presence of contact 
asperities, dielectric surface roughness, and metal membrane softness. With a larger 
applied bias, the membrane will be in more intimate contact with the dielectric, hence 
higher capacitance value. Ideally, one should expect a zero C(V) slope in down state in 
case of a smooth contact, a metallized dielectric, or a stiff electrode, which is rarely the 
case in reality. As shown in Fig. 1-3 with the presence of a non-zero C(V) slope in down 
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state, capacitance value changes with different applied bias. Moreover if a constant bias is 
applied regardless of C(V) shift induced by process variation, material creep [11], 
ambient temperature change [12], RF power loading [13], [14], dielectric charging 
[15-19], etc, the resulting capacitance value will drift away from the designed value, 
placing reliability and robustness issues on RF MEMS capacitive switches. Among all 
these issues, dielectric charging remains one of the toughest problems to tackle. 
Dielectric charging occurs when the metallic membrane is being pulled down and 
closing the air gap between the dielectric layer and itself. Because of the constant 
potential applied during the actuation, electric field in the dielectric layer surges up to 3-5 
 
Fig. 1-3. Measured capacitance-voltage C(V) characteristic of a typical RF MEMS capacitive switch in 
pristine and charged states. 
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MV/cm, resulting in Frenkel-Poole, Fowler-Nordheim, and other charge injections from 
metal into the dielectric [15]. The injection can be either from the asperities of the 
metallic membrane onto the dielectric surface or from the bottom electrode into the bulk 
of dielectric, causing surface and bulk charging, respectively [16]. Disregarding their 
polarity, surface charges, injected from metallic membrane onto the dielectric surface, 
will always increase the pull-down voltage of the membrane; while bulk charges, injected 
from bottom electrode into bulk of the dielectric, will always have adverse effect of 
decreasing the pull-down voltage. Consequently, RF MEMS capacitive switches suffering 
from surface charging will eventually have inadequate control voltage to pull down the 
membrane, while those suffering from bulk charging will result in stiction between the 
dielectric layer and metallic membrane, making the membrane unable to be released to 
the up position. In both situations, the switch fails. 
In most cases, surface charging has a greater impact on switch operation than bulk 
charging. As shown in Fig. 1-4(a) [17], under an applied voltage, surface and bulk 
charges are injected onto the surface from the asperities of the membrane (movable 
electrode), and into the bulk of the dielectric from stationary electrode at the bottom, 
respectively. Upon removal of the applied voltage, shown in Fig. 1-4(b), the membrane 
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springs back to its up position, when bulk charges readily discharge through the bottom 
electrode, whereas the surface charges have to discharge either vertically across the entire 
thickness of the dielectric or laterally across the entire surface of the dielectric. After 
approximately 20 minutes, shown in Fig. 1-4(c), all bulk charges discharge, while surface 
charges remain. It is found that bulk charges generally discharge in seconds or minutes, 
while surface charges discharge in hours or days. As the control cycle repeats, more and 
 
Fig. 1-4. (a) Charge injection under an applied voltage. (b) Bulk charges are discharging while surface 
charges very slowly. (c) After ~20 min, all bulk charges discharge, while surface charges remain [16]. 
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more surface charges will accumulate on the dielectric surface through the asperities of 
the membrane. 
 It has been experimentally confirmed that bulk charging dominates in dry air. But 
surface conduction increases linearly with humidity which in turn enhances surface 
charging [18]. Due to the surface roughness of the membrane, injected surface charges 
can concentrate around asperities. Such concentration can prevent further charging 
through the same asperities unless it is dispersed. Humidity can enhance the surface 
charge conduction and allow the charge to migrate along the surface for a short distance 
(less than half of the distance between asperities). Such redistribution will enhance the 
surface charging. Since surface charges discharge very slowly and is detrimental to the 
lifetime of switches, it is critical to not only package switches in <1% relative humidity 
hermetically, but also optimize the surface chemistry of the switch dielectric to reduce its 
surface conductivity. Currently, even though hermetic packaging has been developed for 
RF MEMS capacitive switches, different amounts of moisture may still be inadvertently 
sealed in packages to impact the switch lifetime differently [19]. Improvement is to be 
made to the packaging process for more consistent yield.  
There are other ways to minimize dielectric charging. For example, SiNx traps less 
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charge than silicon dioxide (SiO2). However, it takes longer time to remove trapped 
charge from SiNx than SiO2, indicating that charges are trapped at deeper energy levels in 
SiNx than in SiO2 [2]. Therefore, their overall performance is comparable. Dielectric-less 
capacitive switches have also been developed [3]. Although those switches do not involve 
any dielectric layer subjected to large electric field, they do suffer from residual charging 
in the substrate that also shifts the pull-in and release voltage [4], [5]. Recently, 
ultra-nano-crystalline diamond (UNCD) thin films were adopted as the dielectric material 
for RF MEMS capacitive switches [20]. Experimental studies showed that charging 
appeared to be in the bulk rather than the surface of UNCD, and had a time constant of 95 
μs, 5-6 orders of magnitude faster than that of SiNx and SiO2. This implies that switches 
with UNCD dielectric pull down and immediately charge to failure. However, when the 
applied voltage is removed, the charges leave the dielectric very quickly, followed by the 
release of the membrane. More recent switches with UNCD dielectric kept in the 
pull-down state for 100 s will recover to their pristine condition in less than 50 μs. This 
implies that if switches are cycled off once out of every 100 second, they will be fully 
recovered to their pristine condition with no charging. Hence, near continuous switch 
operation without the scourge of dielectric charging is achievable with UNCD dielectric. 
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However, UNCD thin films currently suffer from high-stress induced delamination, and 
pin-hole effects. Significant efforts are required to make the material manufacturable with 
reasonable costs and good mechanical properties. 
Another way to reduce dielectric charging is to reduce the actuation voltage of RF 
MEMS capacitive switches. It has been demonstrated that every 5 V reduction in 
actuation voltage could contribute to 10 times lifetime improvement [15], since smaller 
actuation voltages correspond to smaller peak fields at pull-down of membrane, results in 
exponential decrease of charge injection governed by Frenkel-Poole relation [21]. 
Nevertheless, low actuation voltage switches must have low spring constant, and thus low 
resorting (release) force, making it more susceptible to bulk charging. A good comprise is 
to design switches with actuation (pull-down) voltage about 20 V.  
The use of complex control-voltage waveform, such as high-low [15] and bipolar [22] 
waveforms can also mitigate the dielectric charging problem. Because the actuation 
voltage is much larger than release voltage for a RF MEMS switch, high-low waveform 
control uses a voltage higher than the actuation voltage to pull down the membrane, then 
reduce it to a lower level (still larger than the release voltage) to hold the membrane in 
down position. The dielectric charging under high-low waveforms was modeled and 
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characterized with beneficial results compared to control waveforms with fixed amplitude 
[23]. Bipolar control waveforms work effectively in reducing dielectric charging by 
flipping the field orientation in each cycle to cancel the charging induced during the last 
cycle. But due to the subtle difference between positive and negative charging rate, a 
small amount of charges gradually build up and eventually will lead to device failure [24]. 
Thus, complete elimination of charging effect is still impossible. 
Prior to 2001, the best capacitive switches have just reached 1 billon cycle mark [3]. 
All tests were done on-wafer, at 1-5 mW RF power, 1-10 KHz switching rate, and in 
nitrogen or dry-air environment. By 2007, capacitive switches developed by MEMtronics 
have resulted in stable operation to 100 billion cycles, at which time the test was stopped. 
The test was done at 0 dBm RF power at 35 GHz, with 30V stress in dry air environment. 
The switch tested was an unpackaged proximity switch (air-gap) [25], whose insulator is 
not a continuous sheet of dielectric, but patterned into a series of insulating, hexagonal 
posts approximately 4 μm across on an 8 μm pitch. The patterned dielectric bumps make 
the switch utilizing larger percent of air insulator than silicon dioxide, thus reducing the 
contact area accessible to dielectric charging. However, trade-off was made between Con 
and switch lifetime. However, great efforts are needed to push the lifetime to meet the 
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military requirement of 500 billion cycles. 
Not only dielectric charging, but ambient temperature, and RF power induced 
self-heating, could also shift the actuation voltage, imposing a robustness issue on RF 
MEMS capacitive switches, especially for fix-fix beam capacitive switches shown in Fig. 
1-1. As a result, a remarkable reduction in switch lifetime is common when tested at 
50-100 mW RF power. The failure mechanism under medium or high power levels 
relates to heat generated under such RF power, and still needs further investigation. 
Actuation/pull-down voltage changes over ambient temperature results from the 
difference in thermal expansion coefficients between metallic membrane and substrate 
[26]. As the metallic membrane and substrate expand differently according to the 
temperature change, extra stress on the membrane is induced, and causes pull-down 
voltage change. More specifically, at membrane deposition temperature, there is a usually 
a compressive residual stress on the membrane. As the temperature decreases, due to the 
fact that metal generally has much larger thermal expansion coefficient than dielectric, 
the compressive stress first drops to zero and then turn to tensile stress, which keeps 
increasing as temperature drops to room temperature. The larger the tensile stress, the 
higher is the pull-down voltage of the membrane. But as temperature increases again, the 
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metallic membrane expands much faster than the dielectric substrate, causing decrease of 
tensile stress on the membrane, and thus pull-down voltage drop. Similar situation 
happens when RF power heating up the membrane locally, leading to pull-down voltage 
drop. There has been effort to replace Al with refractory metals such as molybdenum, 
which has much smaller thermal expansion coefficient than Al, to achieve ambient 
temperature robustness [27], at the expense of poorer thermal and electrical conductivity. 
As a result, RF MEMS capacitive switches with molybdenum membrane do show 
improved robustness against ambient temperature change, but comparable performance to 
those with Al membrane against RF power induced self-heating effect, because lower 
electrical and thermal conductivity of molybdenum membrane make heat being generated 
more easily and dissipated more difficultly, compensating its advantage in smaller 
thermal expansion coefficient. 
 
1.5 CMOS-MEMS Integration  
 
Prior to RF switch application, MEMS accelerometers, gyroscopes, microphones, 
pressure sensors, and digital micro-mirrors have been widely used in automobile and 
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consumer electronics industry, where the integration of MEMS and integrated circuits 
(ICs) are essential to the overall performance of such MEMS products. ICs provide signal 
conditioning by sensing and amplifying the electrical signals generated by MEMS 
transducer, then converting the analog signals to digital format to interface with the rest 
of the system. In some cases, a closed-loop control can also be realized with electronic 
feedback circuitry.  
Among different IC technologies, CMOS ICs have been the most popular one. 
Because most of the MEMS products adopt silicon as the mechanical material, 
CMOS-MEMS monolithic integration is feasible, which provides many advantages over 
hybrid integration involving wire bonding, such as much reduced assembly and 
packaging cost, and much reduced parasitics from bonding wires. However, careful 
process design is required to take into account the thermal and chemical budget of both 
CMOS and MEMS processes. Novel techniques are often necessary to reduce the process 
steps and to make MEMS process compatible to commercial CMOS foundry service.  
There are three ways to integrate CMOS and MEMS monolithically, namely 
post-CMOS [28], intra-CMOS [29], and pre-CMOS [30] scheme, referring to the MEMS 
process is after, interleaved with, and before the CMOS process, respectively. While most 
 22 
 
commercial MEMS inertial sensors adopt the traditional intra-CMOS process, which 
requires a dedicated BiCMOS process line, there are emerging novel intra-CMOS 
processes of RF MEMES capacitive switches that make MEMS process completely 
compatible with commercial CMOS foundries, because of the simple mechanical 
structures of RF MEMS capacitive switches being realized purely by metal and dielectric 
layers in conventional CMOS technology [31]. The RF MEMS capacitive switches 
monolithically integrated with CMOS charge pumps using this novel technique have 
been in volume production, and being used for antenna impedance matching in 
top-of-the-line smart phones.  
 
1.6 Organization of the dissertation 
 
This dissertation further explores the advantages of CMOS-MEMS integration by 
utilizing CMOS circuit to not only actuate/deactuate the RF MEMS capacitive switches, 
but also sense and fine tune the switch capacitance to the target value despite C-V drift 
induced by dielectric charging, ambient temperature variation, RF power loading, and 
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process variation. As a result, RF MEMS capacitive switches under such closed-loop 
CMOS control have experienced much enhanced reliability and robustness.  
Although intensive CMOS circuit design is involved, this dissertation focuses on the 
expeditious proof of the concept of closed-loop CMOS control of RF MEMS capacitive 
switches. Rigorous optimization of individual circuit component is beyond the scope of 
this dissertation. For the same reason, hybrid rather than monolithic integration of MEMS 
and CMOS circuit was adopted for fast concept verification.  
The CMOS-MEMS integrated system design and simulation are discussed in 
Chapter 2, where simulation helped to optimize the circuit performance in accuracy and 
speed. The simulation results on closed-loop control performance are also presented and 
discussed in Chapter. Following the simulation, Chapter 3 presents the initial measured 
results of the fabricated CMOS circuit without MEMS switches wire-bonded, where all 
designed circuit functions essential for closed-loop capacitance sensing and tuning have 
been verified experimentally. After assembly, packaging, and wire-bonding, experimental 
demonstration of closed-loop CMOS control of RF MEMS capacitive switches is 
presented in Chapter 4, where the performance of such integrated CMOS-MEMS system 
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under accelerated dielectric charging has been investigated. Finally, the conclusions of 
this dissertation and recommendations for future research are presented in Chapter 5. 
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Chapter 2. Design of Integrated Closed-loop CMOS Control of 
RF MEMS Capacitive switches 
 
The most critical design of the control circuit concerns sensing of very small 
capacitance variation (tens of fF) and isolation of high voltages (~100 V). While CMOS 
circuits for capacitance sensing have been widely used in MEMS sensors, they are 
usually for lower voltages (a few volts) and higher capacitances (a few pF) than usually 
encounter in MEMS capacitive switches [1], [2]. The novelty of this design of CMOS 
control circuit lies in the handling of high voltages by using low-voltage (3.3 V) CMOS 
technology and a unique capacitance sensing technique that can convert the capacitance 
value into a pulse-width-modulated digital output with very high accuracy and speed in 
real time. Besides those novel circuit components, this design has also adopted multiple 
conventional mixed-signal circuit components such as accurate µA current sources [3], 
high-gain voltage comparators [4], etc.  
In this chapter, we will first illustrate the principles of the closed-loop CMOS 
control of RF MEMS capacitive switches by examining the system block diagram. Then 
we will introduce the novel capacitance sensing technique we have developed, followed 
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by how the design handles the very high control voltage of MEMS switches. Finally, the 
simulation results of the integrated closed-loop control will be presented, where 
optimization of system level control performance will be investigated. 
 
2.1 Principles of Closed-loop Bipolar Control of RF MEMS Capacitive 
Switches 
 
Fig. 2-1 shows the block diagram of the CMOS control circuit, which can bias a 
MEMS switch by positive or negative VMEMS supplied by V+ or V–. To minimize dielectric 
charging, the MEMS switch is actually controlled by charge instead of voltage [5]. The 
MEMS switch is turned on and off by a proportional control signal VTUNE. CMEMS is 
sensed periodically and converted into a pulse-width-modulated digital output, which is 
then compared to that of CTARGET set by VTUNE in reference to an on-chip capacitor CREF. 
Based on the comparison, switch S toggles between V+ and V– to increment or decrement 
VMEMS to hold CMEMS around CTARGET. For positive VMEMS, if  CMEMS < CTARGET, then S 
will momentarily switch to V+ to increment the charge across the MEMS switch, hence, 
VMEMS and CMEMS. If CMEMS > CTARGET, then S will momentarily switch to V– to decrement 
the charge, hence, VMEMS and CMEMS. For negative VMEMS, S functions similarly except 
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switching in the opposite manner. When VTUNE returns to zero, the MEMS switch is 
turned off by discharging VMEMS to zero. 
Due to the closed-loop control, VMEMS magnitude required to hold CMEMS around 
CTARGET will either increase/decrease upon surface/bulk dielectric charging. By setting a 
safe operation region while momentarily monitoring the drift of VMEMS, once VMEMS drifts 
out of a preset boundary, the sign of control voltage VMEMS will be flipped to cancel off 
 
 
Fig. 2-1. Block diagram of the integrated closed-loop CMOS control of RF MEMS capacitive switches. 
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the previously accumulated charges in the dielectric. As a result, MEMS switches under 
such closed-loop bipolar control can operate indefinitely despite dielectric charging. The 
command of flipping the sign of VMEMS triggered by large enough VMEMS drift can be 
accomplished either by built-in on-chip logics of CMOS circuit or off-chip 
analog-to-digital convertor (ADC), digital-to-analog convertor (DAC), and computer 
programmed intelligence.  
In the present design, V+ and V– are provided by off-chip power supplies of ±40 V, 
which, if necessary, can be replaced by on-chip charge pumps as previously demonstrated 
[6]. To withstand a maximum voltage of 80 V, switch S comprises stacks of twenty-eight 
pairs of 3.3-V PMOS and NMOS transistors.  
 
2.2 Integrated Capacitance Sensing Technique 
 
There have been various integrated capacitance sensing approaches by using RC or 
LC oscillators [7], [8], synchronous demodulators [9], trans-impedance amplifiers [10], 
capacitive feedback amplifiers [11], and switched-capacitor sampling networks [12], [13], 
among which the switched-capacitor network is the most widely used architecture due to 
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its accuracy and compatibility with CMOS technology. However, all of these techniques 
involve some high-frequency AC signals either applied to or generated by the capacitor 
under test, which, while causing no problem to MEMS sensors, could cause significant 
interference to RF switch application. Moreover, most of these listed techniques require a 
balanced capacitor pair or bridge to enhance sensitivity and suppress electromagnetic 
interference. While such balanced structures can be easily realized by using interdigitated 
fingers of MEMS sensors, they are not compatible with RF MEMS switches without 
significant switch design modifications. 
Fig. 2-2(a) illustrates the present capacitance-sensing scheme. The time T it takes to 
sense CMEMS is only a small fraction of the 1-MHz clock cycle, which is much faster than 
the mechanical resonance (~100 kHz) of the MEMS switch, so that sensing does not 
significantly perturb the mechanical state of the switch. During sensing, S is switched off 
to isolate VMEMS from V+ and V–, and the clock signal CLK is at logical low to isolate the 
VSENSE node from the supply VDD. Meanwhile, a current source IDISC is turned on to 
discharge CMEMS (plus any parasitic capacitance CP) through isolation capacitor CISO with 
a constant current level of a few micro-amperes. This causes the voltage VSENSE to drop 
steadily from VDD to the reference voltage VREF in time 
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TOT DISCt C V I= ⋅ ∆                           (2-1) 
where ΔV = VDD – VREF is the amount of VSENSE drop before it hits VREF, and CTOT = 
C’MEMSCISO /(C’MEMS + CISO), where C’MEMS = CMEMS + CP. As illustrated in Fig. 2-2(b), the 
falling edge of the comparator output VCOMP is triggered when VSENSE drops to VREF, while 
 
(a) 
 
 (b) 
Fig. 2-2. (a) Schematics of capacitance-sensing scheme with (b) narrower VCOMP pulse for larger CMEMS 
due to longer discharging.  
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its rising edge is synchronized with the end of the sensing period. Thus, a negative VCOMP 
pulse of width tPW = T − t is formed, with tPW changing by Δt = ΔC·VD /IDISC when CTOT 
changes by ΔC. 
The sensitivity of such technique is defined as 
MEMSs t C= ∆ ∆                             (2-2) 
Assuming only CMEMS is voltage-dependent, and ∆C << CMEMS, we can have 
2
'1 MEMSDISC
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C
∆
=
 
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 
                         (2-3) 
According to (2-1), ΔV/IDISC = t/CTOT, therefore the sensitivity can be express as 
'' 1 MEMSMEMS
ISO
ts
CC
C
=
 
+ 
 
                         (2-4) 
According to (2-4), s can be enhanced by increasing t or CISO, while minimizing CP. 
However, t is bound by the sensing period T, while T, in turn, is bound by the mechanical 
resonance of the MEMS switch. Further, too large a CISO makes switching actually slower 
than the mechanical resonance. The reference capacitance CREF is sensed in a similar 
fashion and the resulted t’PW is scaled by VTUNE before comparison with tPW of CMEMS for 
closed-loop control. 
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As shown in Fig. 2-4, at constant CISO of 2 pF, sensitivity improves significantly 
when sensing period T increases from 0.5 to 1 μs, but followed by marginal improvement 
from 1 to 3 μs. This is because under a constant discharge current ID, a sensing period 
around 1 μs already allows VSENSE to linearly decrease to nearly zero. Further increasing 
sensing period will not make ΔV even larger. Fig. 2-4 shows when T is fixed at 1 μs, 
 
(a)                                           (b) 
 
(c)                                          (d) 
 
Fig. 2-3. At CISO = 2 pF, sensitivity increases with increasing sensing period T of (a) 0.5 μs, (b) 1 μs, (c) 2 
μs, and (d) 3 μs. 
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sensitivity increases significantly when CISO increases from 1 to 2 pF, but only increases 
slightly with CISO further increase, which is in good agreement with the behavior 
predicted by (2-4). Fig. 2-4 also shows that though a larger CISO generally leads to better 
sensitivity, it will slow down the actuation/de-actuation. A choice of CS =5 pF makes a 
good compromise between sensitivity and speed.  
 
(a)                                         (b) 
 
(c)                                          (d) 
 
Fig. 2-4. Under constant sensing period T of 1 μs, sensitivity increases with increasing CISO of (a) 1 pF, (b) 
2 pF, (c) 5 pF, and (d) 10 pF. 
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2.3 High-Voltage Switching Technique 
 
Integrated high-voltage or high-power switches has applications in RF front-ends 
[14], DC-DC converters, switch mode power supplies, audio amplifiers, LCD and LED 
drivers, motor controllers, piezoelectric controllers, electrostatic MEMS controllers [15], 
etc. There are generally two ways to handle on-chip high voltages and high powers: 
device techniques like HVCMOS [16], [17] or lateral double-diffused MOS (LDMOS) 
[18] and circuit techniques such as FET stacking [19-22]. With the scaling of MOSFET 
technology into deep sub-micron regime, device level approach has become less effective 
and popular because the requirement of high-voltage capability contradicts with more 
advanced process technology with much thinner gate dielectric, optimized for minimum 
power consumption, maximum speed and integration density. As most high 
power/voltage applications require high-voltage actuation with low-voltage control 
circuitry, monolithic approach would require extra masks, process steps, and design 
considerations to integrate high-voltage technology with low-voltage sub-micron 
processes [23], [24].  
Depending on different applications, FET stacking can take on different circuit 
topologies. The most common one works as a voltage leveler, which involves placing 
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several FETs in series, with one end of the stack grounded and the other at a constant 
high voltage. However, for current actuation/deactuation of MEMS switches, the FET 
stack has to work as a current switch in series with MEMS capacitor and high-voltage 
sources. As a result, while one end of the stack is tied to the constant V+ or Vￚ–, the other 
end butts VMEMS, which changes constantly during an active control cycle. Especially, 
VMEMS ramps up/down drastically during actuation/de-actuation. Those transistors in the 
stack closest to the MEMS switch are most vulnerable to the fast VMEMS variation, which 
will cause breakdown if not distributed quickly and evenly throughout the stack.    
The detailed schematic of switch S in the block diagram of Fig. 2-1 is shown in Fig. 
2-5, where S consists of two PMOS and NMOS transistor stacks, named SP and SN, 
respectively. For normal MEMS operation, V+ and Vￚ– of ±40 V are required. In extreme 
cases when VMEMS reaches supply limit, a net 80 V voltage drop will be imposed on either 
SP or SN. In order for SP and SN to sustain a maximum voltage drop of 80 V, each stack 
consists of twenty-eight 3.3-V transistors.  
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With the large number of transistors in the stack, it becomes challenging to 
synchronize the turn-on and turn-off all stacking transistors. If some transistors in the 
stack are turned on slightly earlier than the others, there will be a transient moment when 
those transistors been already turned on will have much less voltage drop than the others 
that still remain off. As a result, a transient voltage exceeding breakdown might impose to 
 
 
Fig. 2-5. Schematic of high-voltage switch S, which consists of two twenty-eight 3.3-V PMOS and NMOS 
transistor stacks to sustain a maximum voltage drop of 80 V for each stack. 
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those transistors still in off condition. Similar transistor breakdown will happen if, during 
a transient moment, some transistors are just turned off when the others still remain on.   
In Fig. 2-5 both resistors and capacitors are used to balance the voltage statically and 
dynamically. Uniform resistive network helps to maintain a proper biasing condition by 
distributing static voltage evenly across the stack. Meanwhile, non-uniform capacitive 
network helps to synchronize the switching of transistors in the stack, and ensure the 
even distribution of transient voltage. To keep the leakage current through resistive 
network at minimum, each resistor in Fig. 2-5 has a 3 MΩ value. 28 of them in series will 
end up with a total 84 MΩ resistance on source-drain and gate sides of each stack. 
Assuming a 40 V voltage drop on each stack, the total leakage current will be only about 
1 μA.  
Fig. 2-6(a) shows the unipolar supply voltage of 40 V and 0 V for V+ and V– are 
distributed evenly across SP and SN, which contain only 14 PMOS and NMOS transistors, 
respectively. Fig. 2-6(b) shows that under bipolar condition with ±40 V supply, the 
source-drain voltage of each of the 28 PMOS transistors are kept equal and well within 3 
V to avoid breakdown. During a hold-down cycle, switch S dithers between V+ and V– to 
fine-tune VMEMS, which requires SP/SN to turn on/off or off/on to increment or decrement 
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VMEMS momentarily. Fig. 2-6(c) shows how the gate voltages of 28 PMOS transistors are 
synchronized with each other, which makes sure no transient breakdown happens to any 
 
(a) 
 
(b)          (c) 
 
Fig. 2-6. (a) Distribution of 40V on 14 PMOS and NMOS transistors during MEMS a switch 
actuation/deactuation. (b) Source-drain voltage of each of the 28 PMOS transistors in the stack during 
MEMS a switch actuation and deactuation. (c) Gate-source control voltage to turn on/off each PMOS 
transistor in the stack simultaneously. 
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of the transistors in the stack. 
 
2.4 Simulated Closed-loop Control 
 
As a compromise between sensitivity and speed, T = 0.5 µs and CISO = 5 pF were 
chosen for the control circuit. A parasitic capacitance CP ≈ 50 fF was present during the 
simulation. According to (2-4), with C’MEMS = 600 fF, t = 0.5 µs, sensitivity s = 0.7 ns/fF. 
Assuming a timing jitter of 10 ns for the circuit, the sensing resolution is 13 fF. 
By using a recently developed large-signal transient model [25] for the MEMS 
switch, closed-loop capacitance sensing and tuning were simulated. The 
capacitance–voltage C(V) characteristic of the MEMS switch modeled is plotted in solid 
line in Fig. 2-7, where the pull-in voltage VP ~ 26 V and release voltage VR ~ 8V. During 
the simulation, by sweeping VTUNE, CTARGET was varied from 310 fF to 595 fF in 26-fF 
steps while the corresponding VMEMS was captured, resulting in a voltage-capacitance V(C) 
characteristic as oppose to the conventional C(V) characteristic of a capacitive switch. As 
shown in Fig. 2-7, the simulated V(C) characteristic closely resembles the modeled C(V) 
characteristic of the switch.  
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Fig. 2-7 illustrates also that present closed-loop control takes advantage of the slope 
of the C(V) characteristics of the MEMS switch after pull-in. For certain switches with a 
stiff electrode, a smooth contact, or a metalized dielectric [26], the slope of their C(V) 
characteristics may be reduced thereby limiting the control range. However, a reduced 
C(V) slope also reduces the capacitance drift due to dielectric charging, making frequent 
dithering less critical. In general, as MEMS capacitive switches become more robust and 
reproducible with reduced C(V) slope in down state, therefore, closed-loop control should 
be less critical. 
 
Fig. 2-7. Simulated V(C) (symbols) and C(V) (curves) characteristics by using the CMOS control circuit 
in conjunction with a large-signal transient model for the present MEMS capacitive switch.  
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Fig. 2-8(a) and (b) show the simulated CMEMS, VMEMS and VTOGGLE waveforms in time 
domain with and without C(V) drift induced by dielectric charging, VTOGGLE being the 
signal for S to switch between V+ and V–. It can be seen that the MEMS switch is turned 
on in less than 20 µs, then quickly settled within ±6 fF of the 570-fF CTARGET for ~300 µs, 
before turning off in less than 10 µs. The range of CMEMS deviation is in good agreement 
with the above-estimated sensing resolution of 13 fF. To quickly evaluate the 
effectiveness of the control circuit under dielectric charging, a voltage source that ramped 
from 0 to 6 V in 300 µs was artificially added to the ground terminal of the MEMS 
switch, which effectively shifted VP and VR linearly. (In reality, dielectric charging 
typically occurs over much longer periods than 300 µs.) Fig. 2-8(b) shows that, in spite of 
the artificially accelerated dielectric charging, the control circuit was capable of ramping 
VMEMS from 29 V to 35 V in 300 µs to maintain CMEMS within target. As a comparison, Fig. 
2-8(c) shows the MEMS switch with the same charging condition under open-loop 
constant bias of 30 V. As can be seen, if constant bias is applied regardless of the VP and 
VR increase induced by dielectric charging, the resulting CMEMS will drop.  
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(a) 
 
(b) 
 
(c) 
 
Fig. 2-8. Simulated CMEMS, VMEMS and VTOGGLE waveforms for closed-loop control of a MEMS switch 
around a target capacitance of 570 fF (a) without and (b) with dielectric charging. (c) The same MEMS 
switch under open-loop constant bias voltage with dielectric charging. 
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Fig. 2-9 shows the simulated intelligent bipolar control of MEME switch with 
dielectric charging artificially added to the second and fourth hold-down cycle, which 
required larger magnitude of VMEMS to compensate for the charging effect. The on-chip 
logic functioned in the way that if VMEMS drifted out of a preset range during a hold-down 
cycle, the bias sign would be flipped for the following cycle to cancel off the previously 
built-in charges in the dielectric.  
 
 
 
Fig. 2-9. Simulated intelligent bipolar control of MEMS switch, during which the sign of VMEMS was 
flipped whenever it drifted out of a preset boundary indicated by the shadow. CTARGET = 570 fF.  
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Chapter 3. CMOS Control Circuit Implementation and 
Verification 
 
In this chapter, we will first go over how the design was implemented, and why we 
chose silicon-on-insulator (SOI) as opposed to bulk CMOS technology for circuit 
implementation. Then we will introduce the test setup used to verify all control functions 
before packaging and assembly, thanks to the fact that the design of the circuit allowed all 
critical internal sensing and control signals to be conditioned and output for diagnosis in 
oscilloscope. Also, in order to verify all design functions without a MEMS switch wire 
bonded, the design allowed artificially applying an arbitrary VSENSE waveform to a circuit 
input port by using a function generator. In the final part of this chapter, detailed 
experimental results will be discussed to address all control circuit functions separately, 
such as bipolar actuation/deactuation, capacitance sensing and control, and intelligent 
bipolar control.  
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3.1 Control Circuit Implementation 
 
Encouraged by the simulated performance, the above-described control circuit was 
implemented in 0.5-μm CMOS silicon-on-sapphire (SOS) technology [1]. The reason to 
use SOI technology is to take advantage of the insulating substrate which decouples the 
body of each transistor and enables the FET stacking to handle high voltages [2]. While 
SOS, as one particular technology of SOI, has better heat dissipation than silicon dioxide 
based SOI technology, due to the much higher thermal conductivity of sapphire, which is 
ideal for high power and high current application [3]. 
Fig. 3-1 shows the layout schematic of a fraction of the on-chip logic circuitry. The 
entire design and layout has followed the process design kit (PDK) provided by the 
foundry. As can be seen from Fig. 3-1, the process technology supports 1 poly (red) and 3 
metal layers (blue, pink, and green) for routing. The specific placement and routing of all 
transistor cells have been done manually, as no automatic layout and routing function has 
been provided by PDK. While design rules have been strictly followed during the entire 
layout process, significant effort has been spent to optimize the layout to allow minimum 
interference on circuit performance from unexpected parasitics, cross-talks, noises, signal 
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delays, etc. To ensure a one-time pass, after the layout vs. schematic (LVS) and design 
rule check (DRC) were completed, the entire closed-loop control of RF MEMS 
capacitive switch was simulated on the layout level with all parasitics extracted. Circuit 
parameters were fine tuned to take into account any parasitics during the layout 
simulation. 
 
Fig. 3-1. Layout schematic of a fraction of the on-chip logic circuit. 
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Fig. 3-2 shows that the fabricated 3×1.5 mm2 die is dominated by input/output (I/O) 
ports, voltage regulators and protection circuits for high voltage and electrostatic 
discharge. The capacitance sense/control circuit occupies only approximately 0.1 mm2 at 
the center of the die, which is smaller than the size of a typical MEMS capacitive switch, 
and will add little overhead to the MEMS switch.  
  
3.2 Measurement Setup  
 
In order to verify the fabricated CMOS chip, a customized probe card has been made 
to probe the bare CMOS chip without MEMS chip wire bonded. As illustrated in Fig. 3-3, 
 
 
Fig. 3-2. Optical micrograph of the 3×1.5 mm2 circuit die implemented in 0.5 μm CMOS 
silicon-on-sapphire technology. 
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DC power supplies provided the VDD, V+, V−, and other necessary voltages such as VTUNE 
for CTARGET tuning, VREF for a preset range for intelligent bipolar control, and P/N to 
designate bias polarity. Meanwhile, signal generators fed the circuit with the clock signal 
CLK and On/Off signal for MEMS switch actuation/deactuation. As mentioned earlier, 
the design allows an artificial VSENSE with arbitrary waveforms from signal generator to 
be applied for control function verification purpose. A multi-channel oscilloscope 
monitored output signals from the CMOS chip for various design function diagnosis, 
 
Fig. 3-3. Measurement setup for bare CMOS chip probing without MEMS switch wire bonded. 
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such as VSENSE for actuation/deactuation, Hold for deactuation stop, C/D for 
charge/discharge MEMS capacitor CMEMS, tPW_CTARGET and tPW_CMEMS for pulse-width- 
modulated capacitance sensing output, and polarity indicator signal P/N for intelligent 
bipolar control by on-chip logics. Function and meaning of each of those signals will be 
explained in more detail in the following sections. 
 
3.3 Experimental Verification of Control Circuit Functions 
 
Bipolar actuation by V+ and V− were verified by monitoring VSENSE waveform using 
an oscilloscope shown in Fig. 3-4. An on-chip voltage divider scaled the high-voltage 
VMEMS to VSENSE, which is within the range of VDD, and can be read by an off-chip 
operation amplifier (op-amp) as a buffer. When actuated by V+, the lower end of the 
3-MΩ resistor was grounded. However, when actuated by V−, in order for the negative 
VMEMS being read by an op-amp, VDD was applied there, which is automated altered by 
on-chip logics. In the case of Fig. 3-4, no op-amp was used as a buffer between VSENSE 
and oscilloscope; therefore, the magnitude of resulting VSENSE was limited by the finite 
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load impedance of the oscilloscope. Even though, bipolar actuation could still be seen 
clearly.  
For bipolar actuation/deactuation, the deactuation process has to stop when VMEMS 
drops to around zero, otherwise, VMEMS will become reverse in polarity, and the switch 
will be reversely actuated. This function of putting a stop to deactuation is provided by a 
logic signal Hold, as the output of a comparator comparing VSENSE and a reference signal 
VREF. Hold will be triggered to become logic low when VSENSE drops below/ramps above 
VREF under positive/negative bias to stop the deactuation. By artificially applying a VSENSE 
 
                              (a)           (b) 
Fig. 3-4. (a) Bipolar actuation/deactuation under both V+ and V− were verified by monitoring the VSENSE 
waveform. (b) On-chip voltage divider to allow VMEMS being monitored by VSENSE without being 
significantly perturbed.  
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to a test circuit, this function has been verified under both positive and negative biases, as 
shown in Fig. 3-5(a) and (b), respectively. 
Another important function to verify is the capacitance sensing. Fig. 3-6 shows the 
pulse-width-modulated capacitance sensing output tPW_CTARGET and tPW_CMEMS, with the 
larger the capacitance, the narrower the pulse width. Fig. 3-6 also shows the clock signal 
CLK and C/D, a logic signal commanding switch S to increment/decrement VMEMS to 
increase/decrease CMEMS. Under positive bias, if CMEMS < CTARGET, then C/D will be logic 
high to increase CMEMS to meet CTARGET, and vice versa for CMEMS > CTARGET. In this 
 
       (a)                                          (b) 
Fig. 3-5. Hold signal becomes logic low to stop the deactuation (a) when VSENSE drops below a reference 
signal VREF under V+, and (b) when VSENSE ramps above VREF under V−. 
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(a)                                      (b) 
 
(c)                                     (d) 
 
Fig. 3-6. Pulse-width-modulated output of capacitance sensing under positive bias where tPW_CMEMS, the 
pulse width of CMEMS, was fixed while tPW_CTARGET kept decreasing as CTARGET kept increasing from the 
state where CTARGET was (a) much smaller to (b) CTARGET slightly smaller to (c) CTARGET slightly larger to (d) 
much larger than CMEMS. The Charge/Discharge signal C/D changed from logic low when CTARGET < CMEMS 
in (a) and (b) to logic high when CTARGET < CMEMS. 
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measurement setup without MEMS switch wire bonded to CMOS chip, the CMEMS was 
from parasitic capacitance contributed from circuit components and the fringing 
capacitance caused by the open contact pads. CTARGET could be tuned by VTUNE in 
reference to an on-chip capacitor. As shown in Fig. 3-6(a), when CTARGET is much smaller 
than CMEMS, C/D is logic low and remains its state in Fig. 3-6(b) when CTARGET increases 
to be slightly smaller than CMEMS. As CTARGET continuously increases, it starts to become 
larger than CMEMS in Fig. 3-6(c). As a result, C/D becomes logic high as an effort to 
increase CMEMS to meet CTARGET. As CTARGET keeps increasing, C/D remains logic high in 
 
                        (a)           (b) 
Fig. 3-7. With CTARGET < CMEMS, the Charge/Discharge signal C/D changed from logic high under (a) 
positive bias to logic low under (b) negative bias, both as an effort to lower CMEMS to meet CTARGET. 
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Fig. 3-6(d). Fig. 3-7(b) shows that if CTARGET < CMEMS under negative bias, C/D will be 
logic high to apply a smaller negative bias to lower CMEMS, while under positive bias, C/D 
will be logic low to apply a smaller positive VMEMS, as shown in Fig. 3-7(a).  
Finally, intelligent bipolar control was verified by artificially applying a VSENSE 
signal waveform to the CMOS chip and monitoring the bias polarity controlled by 
on-chip P/N signal, with P/N logic high meaning positive bias, and vice versa. Fig. 3-8(a) 
shows a safe operation region defined by two reference voltages VREF_S and VREF_B. Under 
positive bias, surface and bulking charging are detected if the peak of VSENSE lies beyond 
VREF_S and below VREF_B, respectively. Only one out-of-range VSENSE occurrence is needed 
to flag the polarity control signal P/N, which will flip the bias polarity at the beginning of 
next switch hold-down cycle. Fig. 3-8(b) and (c) show the case when the peak of an 
artificially applied VSENSE lay beyond and below the shadowed range, the bias polarity got 
flipped at the beginning of the following hold-down cycle. While Fig. 3-8(d) shows that 
bias polarity was maintained if VSENSE peak lay within such preset range.  
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As mentioned earlier, in the present design, intelligent bipolar control can be 
achieved either by on-chip logics or by off-chip programmed computer intelligence, with 
 
(a)                                     (b) 
 
(c)                                     (d) 
 
Fig. 3-8. Verification of intelligent bipolar control based on on-chip logic functions. (a) Surface and bulk 
charging are detected when peak of VSENSE lies above and below a shadowed region set by two reference 
voltages VREF_S and VREF_B, respectively. Bias polarity P/N flipped in the following cycle when the peak of 
an artificially applied VSENSE waveform lay (b) above VREF_S, and (c) below VREF_B. P/N kept its sign when 
(c) VSENSE peak lay in-between VREF_S and VREF_B. 
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the latter one being more robustness as more complicated algorithm could be 
programmed to eliminate any false triggering. Furthermore, for future real applications, 
an FPGA, ASIC, or any embedded processor, which could handle sophisticated signal 
processing functions, could be used for programmed intelligent bipolar control. The 
intelligent bipolar control based on simple on-chip flip-flops shown in Fig. 3-8 is only to 
demonstrate the concept of such integrated solution in the future. 
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Chapter 4. Experimental Demonstration of Closed-loop 
Bipolar Control of RF MEMS Capacitive Switches 
 
After verification of all circuit functions, to experimentally demonstrate closed-loop 
CMOS control of RF MEMS capacitive switches, hybrid assembly approach was adopted 
to mount and wire-bond separate CMOS and MEMS dies in a ceramic package as shown 
in Fig. 4-1. The package was plugged into the socket of a custom made printed circuit 
board (PCB), which has numbers of cable connectors on its periphery. As mentioned in 
Chapter 1.5, compared to monolithic approach, this hybrid assembly approach 
significantly increased the parasitic capacitance CP and degraded the control circuit 
performance as studied in Chapter 2.2. Nevertheless, Fig. 4-1 shows that the control 
circuit was capable of dithering VMEMS to turn the MEMS switch on and off, as well as to 
maintain CMEMS around the 438-fF target, albeit with larger VMEMS ripples and longer 
actuation/deactuation times compared to the simulated performance in Fig. 2-8(a).   
In this chapter, experimental results on closed-loop MEMS capacitance sensing and 
tuning will be first presented, followed by comparisons of MEMS switch performance 
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Fig. 4-1. Measured bias waveform of a MEMS switch under closed-loop control for a targeted 
capacitance around 438 fF. Insets show two pairs of MEMS switches and control circuits wire-bonded 
together in a ceramic package.  
under constant-bias open-loop and closed-loop control with the presence of dielectric 
charging. Finally, intelligent bipolar control of a RF MEMS capacitive switch was 
demonstrated, which suggested indefinite operation of MEMS switch despite dielectric 
charging. 
 
4.1 Capacitance Sensing Results 
 
Under closed-loop control, unlike simulation, CMEMS cannot be directly measured 
without significantly perturbing the sensing. However, by sweeping VTUNE during the 
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measurement, CTARGET was varied from 470 fF to 550 fF in 5-fF steps while VMEMS 
waveform corresponding to each CTARGET was captured and averaged by using an 
oscilloscope over a 2-ms time period. Fig. 4-2 shows that, in spite of a CP as large as 400 
fF, such a measured V(C) characteristic closely resembles the C(V) characteristic 
measured by using a precision impedance analyzer (PIA) in both pristine and dielectric 
charged conditions. Because switch C(V) cannot be measured by PIA after wire bonding, 
C(V) with dielectric charging was got by artificially shift the switch C(V) measured in 
 
 
Fig. 4-2. V(C) characteristic (symbols) optimized by closed-loop CMOS control circuit vs. C(V) 
characteristic (curves) measured by precision impedance analyzer of a MEMS capacitive switch in both 
pristine (──) and charged (- - -) states. 
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pristine condition before wire bonding.  
According to (2-4), with C’MEMS = CMEMS + CP = 1000 fF, t = 0.5 µs, sensitivity s 
degraded from 0.7 ns/fF in simulation to 0.4 ns/fF, which leads to an estimated degrade of 
capacitance-sensing resolution from approximately 14 fF to 24 fF. This is consistent with 
a standard deviation of approximately 3 V in VMEMS for all targets in Fig. 4-2 and a C(V) 
slope of approximately 5 fF/V, which translates into a standard deviation of 
approximately 15 fF for CMEMS. As a result, CMEMS can be controlled with ±2.5 % of 
CTARGET. A higher sensitivity and a smaller deviation are expected if CP can be reduced. 
The present hybrid integration scheme involving bonding wires causes excessive CP, 
which could also vary from package to package. To reduce CP, MEMS switches could be 
monolithically integrated with the present closed-loop CMOS control circuit, as 
Table 4-1 
Simulated vs. Measured Control-Circuit Performance 
 
Simulated 
Monolithic 
Assembly 
Simulated 
Hybrid 
Assembly 
Measured 
Hybrid 
Assembly 
Parasitic Capacitance 50 fF 400 fF 400 fF 
Sensing Resolution 14 fF 24 fF 28 fF 
Control Accuracya ±1% ±2%  ±2.5% 
Power Consumption 0.5 mW 0.5 mW 0.7 mW 
aCTARGET  ~ 550 fF. 
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demonstrated with the previous open-loop CMOS control circuit [1]. With monolithic 
integration, CP should decrease by an order of magnitude and CMEMS should be controlled 
within ±1% as predicted by simulation. Table 4-1 compares the simulated and measured 
performance of the closed-loop control circuit. 
Since the closed-loop control circuit compares CMEMS with CREF instead of 
outputting CMEMS directly, to verify that CMEMS is indeed well controlled, a MEMS switch 
on the same wafer as regular MEMS switches was specially modified to include an 
additional capacitance-sensing pad as shown in Fig. 4-3(a). (This pad is not in the control 
loop and, hence, not required for closed-loop control of regular MEMS switches.) It can 
be seen that the capacitance-sensing pad was inserted between the center and ground 
conductors of the coplanar transmission line and its rectangular outline was faintly 
discernible when the bowtie-shaped movable electrode was pulled in to contact both the 
sensing pad and the center conductor. Fig. 4-3(b) shows that the capacitance of the 
sensing pad CPAD was measured by an impedance analyzer to be 135-167 fF, depending 
on the position of the movable electrode. Fig. 4-3(b) shows also that, although such a 
modified MEMS switch does not exhibit ideal C(V) characteristic, it tracks that of the 
sensing pad. Therefore, by using the modified MEMS switch, CMEMS can be inferred from 
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(a) 
 
(b) 
 
Fig. 4-3. (a) Specially modified MEMS switch with additional capacitance-sensing pad under movable 
electrode between center and ground conductors of a coplanar transmission line. (b) CPAD measured from 
the sensing pad as a proportional indicator of CMEMS. 
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CPAD measured by an impedance analyzer while the MEMS switch undergoes closed-loop 
control. Unfortunately, such an assembly further degraded CP to 800 fF, which severely 
impacted sensing sensitivity. Fig. 4-4 shows that, under the closed-loop control of the 
specially modified MEMS switch, VMEMS increased from 29 V to 32 V during an 
hour-long hold-down test to compensate for dielectric charging and to keep CMEMS 
constant. As a result of the increase in VMEMS, CPAD was held constant around 157 fF, 
which corresponds to CMEMS = 450 fF. 
 
 
Fig. 4-4. During an hour-long hold-down test with closed-loop control, VMEMS (♦) of the specially 
modified MEMS switch increased by approximately 3 V to compensate for dielectric charging while CPAD 
(■) was kept constant as measured by an impedance analyzer. 
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4.2 Capacitance Sensing Discussions  
 
As mentioned earlier in Chapter 2.2, the time T it takes to sense CMEMS is only a 
small fraction of the 1-MHz clock cycle, which is much faster than the mechanical 
resonance (~100 kHz) of the switch, so that sensing does not significantly perturb the 
state of the switch. Perturbation can be further reduced by using a look-up table to store 
the steady-state VMEMS of each switch for certain CTARGET, and update it via capacitance 
sensing only when the switch is not performing a critical function, such as during the 
calibration cycle of an RF front end. This is because a well-designed and fabricated 
MEMS switch drifts very slowly and it is rarely necessary to update VMEMS each time it is 
turned on. (In this dissertation on expeditious proof of principle, the MEMS switches 
were tested unpackaged and in room air, which tend to accelerate dielectric charging [2], 
[3]. Had the switches been properly packaged or tested in dry air, dielectric charging 
would be less severe and the switches would drift less.) Such infrequent CMEMS sensing 
and VMEMS updating not only can allow one control circuit to multiplex between several 
switches, but also can avoid low-frequency noises filtered through the MEMS switches 
from the control circuit [4]. Low-frequency noises can be further alleviated by using 
advanced CMOS technology with faster clock cycles and smaller voltage steps.  
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The MEMS switch consumes little power, so does the control circuit. As listed in 
Table 4-1, with active sensing and control during every clock cycle, the present control 
circuit consumes less than 1 mW, among which the actuation/deactuation circuit 
consumes about 0.1 mW, while the sensing and control circuit consumes about 0.6 mW. 
Power consumption can be further optimized by using advanced CMOS technology, as 
well as infrequent sense/control. As shown in the previous open-loop control [1], the die 
size and power consumption are likely to be dominated by the charge-pump circuit. 
However, this overhead can be reduced by sharing a charge-pump circuit among many 
MEMS switches. The present CMOS control circuit was measured to maintain a 
resolution of better than 30 fF between –40°C and 85°C. Since CREF has a temperature 
coefficient on the order of 1 ppm /°C [5], CMEMS should be controlled with the same 
accuracy between –40°C and 85°C. 
This dissertation focuses on expeditious proof of closed-loop control principle 
instead of specific applications. As a digital switch, a MEMS capacitive switch only has 
to have an off-capacitance below a certain minimum and an on-capacitance above a 
certain maximum. However, as mechanical devices, these switches are fundamentally 
analog, and are often used in this manner in more complicated circuits such as impedance 
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tuners, phase shifters, and band filters. In most of these cases, an on-capacitance variation 
of less than ±2 % is desired, which would require monolithic integration with advanced 
CMOS technology. 
The present closed-loop control takes advantage of the slope of the C(V) 
characteristics of the MEMS switch after pull-in. As discussed earlier in Chapter 1.4, for 
certain switches with a stiff electrode, a smooth contact, or a metallized dielectric [6], the 
slope of their C(V) characteristics may be reduced thereby limiting the control range. 
However, a reduced C(V) slope also reduces the capacitance drift due to dielectric 
charging, making frequent dithering less critical. In general, as MEMS capacitive 
switches become more robust and reproducible, closed-loop control should be less critical. 
Additionally, while it is possible to apply the same closed-loop control to variable 
capacitors as opposed to capacitive switches, the control may have to be more sensitive 
and accurate, while the noise introduced by the control circuit may have to be further 
suppressed. 
 
4.3 Open-loop vs. Closed-loop Control  
 
Fig. 4-5 compares closed-loop and open-loop controls of a regular (without 
 74 
 
additional capacitance-sensing pad) MEMS switch with similar dielectric-charging 
characteristics as the specially modified MEMS switch of the same wafer. The open-loop 
control was performed on-wafer by applying a constant 30-V bias, which was 
periodically ramped up and down in 1 s to sense the drift in CMEMS and VP. The 
closed-loop control was performed with CTARGET = 560 fF so that VMEMS would be tuned 
around 30 V. It can be seen that, over the 12-h hold-down test, VP of the switch under 
 
Fig. 4-5. Open-loop control (curves) vs. closed-loop control (symbols). Under open-loop control with a 
constant VMEMS of 30 V, VP increased by 6 V and CMEMS decreased by 90 fF in 12 h due to dielectric 
charging. Under closed-loop control, VMEMS closely tracked the increase in VP and maintained CMEMS around 
a CTARGET of 560 fF.  
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open-loop control increased by 6 V. As a result, CMEMS at VMEMS = 30 V decreased by 90 
fF. By contrast, under closed-loop control, VMEMS closely tracks the increase in VP to 
maintain a constant CMEMS in spite of dielectric charging. 
Under the present closed-loop control, V± = ±40 V provide ample headroom to 
overdrive the MEMS switch to compensate for C(V) drift while maintaining high CTARGET. 
On the other hand, for low CTARGET, the control circuit is sufficiently intelligent to trim 
VMEMS below VP so as to minimize dielectric charging. Fig. 4-6 shows another comparison 
of open- vs. closed-loop control for CTARGET = 460 fF. Based on the rate of VMEMS 
 
Fig. 4-6. Rate of dielectric charging under closed-loop control (symbols) vs. that under 20, 30, and 40 V 
DC after the switch was pulled in at 40 V DC. CTARGET = 460 fF. 
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adjustment, it can be seen that the rate of dielectric charging under closed-loop control is 
as low as that under 20 V DC. By contrast, under open-loop control, it is impossible to 
lower the DC bias below VP unless a high-low waveform is used [7], which would be 
difficult to optimize in practice. Consequently, open-loop control is likely to suffer from 
higher rates of dielectric charging as indicated by the curves under 30 V and 40 V DC in 
the figure.  
Presently, MEMS switches are usually designed with open-loop control by a 
constant voltage much higher than the pull-in voltage (e. g., 40 V vs. 25 V) to 
accommodate for voltage drifts, but the drifts are actually aggravated by high voltage. 
This dissertation shows that, with intelligent control, reliable operation can be achieved 
with minimally required hold-down voltage. However, significantly lower control voltage 
may require a different actuation mechanism, such as piezoelectric actuation [8], which is 
beyond the scope of this dissertation. 
 
4.4 Intelligent Bipolar Control 
 
To operate a MEMS switch indefinitely in spite of dielectric charging, intelligent 
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bipolar control by using the present closed-loop circuit was devised. As mentioned in 
Chapter 1, a MEMS switch can be equally operated by positive and negative biases, 
which cause dielectric charging of opposite signs. As the result, non-intelligent bipolar 
waveforms have been proposed [9] to alternate the bias sign after each switching cycle. 
However, detailed analysis showed [10] that, due to different on/off times and different 
charging rates under positive and negative biases, it is difficult to a priori specify the 
waveform for complete elimination of dielectric charging. Using the present closed-loop 
circuit, intelligent bipolar control can be accomplished by monitoring the drift of VMEMS 
and limiting it to a range much smaller than |VR|. If VMEMS drifts out of range due to 
dielectric charging of one sign, the sign of VMEMS will be flipped to induce dielectric 
charging of the opposite sign to compensate for the charge already accumulated. In this 
manner, the sign of VMEMS can be flipped as many times as necessary to prolong the life 
of the MEMS switch. 
Fig. 4-7 shows such a long-term hold-down test under intelligent bipolar control, 
during which the movable electrode was in constant contact with the dielectric except for 
a short period of approximately 200 µs when the bias sign was flipped. Meanwhile, 
VMEMS was captured every 10 s from the control circuit by an oscilloscope. Due to 
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dielectric charging, the magnitude of VMEMS under both polarities kept increasing until it 
drifted out of the preset range of ±30 V when the sign of VMEMS was flipped. As a result, 
the MEMS switch lasted more than 50 h when the test was terminated for convenience.  
For the present intelligent bipolar control, the bias polarity cannot be flipped during 
a hold-down cycle but rather the interval of two consecutive ones or when the switch is 
not performing a critical function, because the time it takes to flip polarity is longer than 
the mechanical response time of the switch (~ 5 µs). While this polarity change pattern 
 
Fig. 4-7. Long-term hold-down test under intelligent bipolar control of a MEMS switch, during which 
the sign of VMEMS was flipped whenever it drifted out of a preset range of ±30 V. CTARGET = 550 fF. 
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can cope with most of the applications, in some extreme cases of a prolonged hold-down 
cycle, during which the switch state cannot be interrupted, the current capacity of switch 
S has to be increased so that the bias polarity can be flipped much faster than the 
mechanical response time of the MEMS switch. In that sense, bias polarity can be flipped 
anytime without perturbing mechanical state of the switch. 
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Chapter 5. Conclusions 
 
This dissertation explored the opportunity of using intelligent CMOS control circuit 
to solve the persistent reliability and robustness issues of RF MEMS capacitive switches. 
By adopting the concept of real-time closed-loop capacitance sensing and tuning, both 
simulated and measured switch performance were presented and discussed in details. To 
further explore the merit of such closed-loop control, the concept of intelligent bipolar 
control has been introduced aiming at indefinite operation of RF MEMS capacitive 
switches despite the presence of dielectric charging. In this chapter, we will conclude this 
study and provide recommendations for future studies on this topic. 
  
5.1 Conclusions of This Dissertation 
 
Closed-loop control of RF MEMS capacitive switches was successfully 
demonstrated by using a CMOS circuit. Based on low-voltage (3.3 V) CMOS technology, 
the circuit has adopted novel techniques of transistor stacking and capacitance sensing to 
realize high-voltage actuation and sensing of RF MEMS capacitive switches. It was 
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confirmed that the circuit maintained the switch capacitance within ±1% and ±2.5% of 
the target in simulation and experiment, respectively, by intelligently adjusting the switch 
bias magnitude to compensate for dielectric charging. Compared to conventional 
open-loop control where excessive bias is applied, the circuit applies just enough bias 
magnitude for a given target to minimize dielectric charging. The circuit can also flip the 
bias sign whenever the bias magnitude drifts out of a preset range because of its 
compensation for dielectric charging. A 50-hour long term stress test, which was 
terminated for convenience, demonstrated the possibility to operate the MEMS switch 
indefinitely in spite of dielectric charging under such intelligent bipolar control. The 
control circuit adds little overhead to the MEMS switch with a foot print of 0.1 mm2 and 
power consumption less than 1 mW. Under such closed-loop intelligent bipolar control, 
MEMS capacitive switches can be much more robust and reliable. 
 
5.2 Recommendations for Future Study 
 
One area for future study is to evaluate the closed-loop control performance under 
RF stress. Some questions need to be addressed such as if closed-loop sensing and tuning 
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could add substantial noise to the RF signal, and if the RF signal affects the sensing 
circuit accuracy. The answers to those questions will vary with different closed-loop 
designs, but has to be address for specific application. 
A safer approach is to use separate DC actuation and RF signal paths as shown in 
Fig. 5-1(a), which means the RF signal is physically separated with the DC control 
functions, including DC actuation/deactuation, and capacitance sensing/tuning. There are 
 
(a) 
 
(b) 
 
Fig. 5-1. RF MEMS capacitive switch with separate electrodes for (a) RF and DC sensing/biasing, and 
(b) RF/DC biasing and sensing.  
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a couple of examples of RF MEMS capacitive switches using this kind of separate DC 
and RF path [1], [2]. 
Another option to explore is to use separate electrodes for capacitance sensing and 
biasing shown in Fig. 5-1(b), similar with the test structure we used for confirming the 
closed-loop control in Fig. 4-3(a), but with much larger effective sensing area for better 
accuracy. The sensing and biasing of the present control circuit share one electrode. As a 
result, capacitance sensing and tuning take place consecutively in different time divisions. 
During sensing, any leakage current through biasing part of the circuit could perturb the 
sensing accuracy if not kept at minimum. Separate sensing and biasing provides a more 
robust approach, which not only frees the sensing circuit from leakage current, but also 
requires no isolation capacitor for high voltage isolation. Without a large isolation 
capacitor, the actuation/deactuation speed would be much faster, and effective sensitivity 
would also improve. 
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